← Portfolio

⚡ Cache Memory SimulatorLRU / FIFO / LFU

Simulate CPU Memory Access

Cache Memory Blocks State

Line 0EMPTY

---

Used: #-Freq: -
Line 1EMPTY

---

Used: #-Freq: -
Line 2EMPTY

---

Used: #-Freq: -
Line 3EMPTY

---

Used: #-Freq: -

Cache Analytics

CACHE HITS

0

CACHE MISSES

0

Hit Rate:0.0%
Total Accesses:0

Memory Trace Log

No accesses yet.